<div class="content-intro"><h2>About FuriosaAI </h2> <p>FuriosaAI builds high-performance, high-efficiency AI compute for the Inference Era. Founded in 2017 by veteran semiconductor and AI algorithm engineers, Furiosa operates globally with offices in Korea and Silicon Valley, along with a compiler-focused R&amp;D lab in Lisbon.&nbsp;</p> <p>Our vision is to make AI computing sustainable, enabling access to powerful AI for everyone on Earth. We solve the AI hardware energy and operational cost crisis at the architectural level, rather than through brute force, building the world's first truly AI-native compute platform to unlock the full potential of artificial intelligence&nbsp; for every enterprise.</p></div><p></p> <h2 data-pm-slice="0 0 []">Key Responsibilities</h2> <ul> <li> <p>Define SI/PI requirements based on IP and system-level specifications.</p> </li> <li> <p>Perform SI/PI simulations at electromagnetic (EM), circuit, and system levels.</p> </li> <li> <p>Develop SI/PI methodologies for advanced packaging technologies such as chiplet, 3D-IC, D2D (die-to-die), and C2C (chip-to-chip) interfaces.</p> </li> <li> <p>Cover SI/PI analysis and optimization at the full system level, including on-chip, package, and PCB domains.</p> </li> <li> <p>Provide design guidance on stack-up, interconnect routing, PDN architecture, decoupling strategy, and component selection.</p> </li> <li> <p>Collaborate with silicon, package, and board teams to ensure accurate measurement-simulation correlation and system-level robustness.</p> </li> <li> <p>Support debug and bring-up efforts in the lab when needed.</p> </li> <li> <p>Work with internal teams and partners to co-optimize SI/PI solutions.</p> </li> </ul> <p>&nbsp;</p> <h2>Minimum Qualifications</h2> <ul> <li> <p>BS or MS in Electrical Engineering, Physics, or a related field.</p> </li> <li> <p>8+ years of experience in component- and system-level SI/PI analysis.</p> </li> <li> <p>Solid understanding of SI/PI fundamentals and methodologies.</p> </li> <li> <p>Hands-on experience with lab instruments such as VNA, TDR, and real-time oscilloscopes.</p> </li> <li> <p>Proficient in EDA tools such as SIwave, HFSS, ADS, HSPICE, Allegro, RedHwak-SC, SC-ET, or RedHawk-3DIC.</p> </li> </ul> <p>&nbsp;</p> <h2>Preferred Qualifications</h2> <ul> <li> <p>PhD in Electrical Engineering, Physics, or a related field with 5+ years of relevant industry experience.</p> </li> <li> <p>Candidates with one or more of the following experiences will be given strong consideration:</p> </li> <li> <p>SI/PI analysis and optimization for high-speed digital systems and standard interfaces (e.g., PCIe, DDR, Ethernet)</p> </li> <li> <p>Model and analyze complex 3D structures using EM simulation tools</p> </li> <li> <p>On-chip Backend sign-off (Static/Dynamic IR, EM)</p> </li> <li> <p>On-/Off-chip PDN modeling and budgeting</p> </li> <li> <p>On-chip glitch/jitter/DVD analysis and sign-off methodology, including cross-talk, TSV uncertainty, and multi-corner/process derating</p> </li> <li> <p>Early-stage reference clock jitter estimation and sign-off methodology development</p> </li> <li> <p>Experience with on-chip clock sign-off, including clock design guide, 3DIC jitter derating, and multi-corner/process variation analysis.</p> </li> </ul> <p>&nbsp;</p> <h2>Contact</h2> <ul> <li> <p><a class="underline transition duration-300 ease-in-out pointer-events-auto decoration-1 underline-offset-2 lg:underline-offset-6 decoration-current hover:text-red-20 hover:decoration-transparent" href="mailto:recruit@furiosa.ai" target="_blank">recruit@furiosa.ai</a></p> </li> </ul>